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Abstract
This letter proposes a new implementation of phase-disposition pulse-width modulation (PD-PWM) for
multilevel flying capacitor (FC) converters using a single triangular carrier. The proposed implementation is
much simpler than conventional PD-PWM techniques based on multiple trapezoidal shaped carriers, generates
the same results as far as natural capacitor voltage balance is concerned and offers better quality line-to-line
voltages when compared to phase-shifted PWM. The proposed algorithm is based on re-shaping the reference
signal to fit within the range of a single carrier and assigning each crossing of the reference signal with the
carrier to a particular pair of switches at any time. The proposed algorithm is suitable for digital implementation
taking maximum benefit from the PWM units available in the processor. Simulation and experimental results are
presented from the five-level FC Converter to verify the proposed PD-PWM implementation.
Note: This is not currently under review by any other journal for possible publication.
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I. INTRODUCTION
Multilevel converters have attracted significant interest for medium/high power applications [1]–[3]. Among
various multilevel converter topologies [4], the flying capacitor (FC) converter [5] offers some advantages over
the neutral-point-clamped (NPC) converter [6], such as that capacitor voltage balance can be achieved without
producing low frequency voltage ripples in the FCs, even in converters with a large number of levels.
Phase-shifted pulse-width modulation (PS-PWM) is a common technique applied to FC converters. PS-PWM
provides natural capacitor voltage balance but the quality of line-to-line voltages is not the best. On the other
hand, phase-disposition PWM (PD-PWM) produces better line-to-line voltages than PS-PWM, but it cannot be
applied straightforward to the FC converter. Some solutions are based on modifying the shapes of the carriers
to produce PD-PWM [7], [8]. However, each cell requires different carriers, which complicates its practical
implementation, especially for FC converters with a large number of levels. The technique was simplified in
[9], and the number of carriers was reduced from (n− 1)2 to (n− 1), which is the standard number of carriers
used in PD-PWM. The main drawback is that it requires a lot of digital signal power processing.
The property of natural capacitor voltage balance in FC converters can be boosted by the addition of RLC
filters connected to the output of the converter [10]–[12]. Closed-loop voltage balancing methods have also
been reported in the technical literature [13]–[19].
This letter proposes a new implementation of PD-PWM for the FC converter. Unlike in [7]–[10], the proposed
PD-PWM implementation uses a single triangular carrier for the modulation. Tables or masks containing digital
information are used to process the PWM pulses. It is very simple to apply and can be easily programmed in a
digital processor requiring only a single PWM unit. The technique can be extended to FC converters with any
number of levels.
The letter is organized as follows. Section II describes the operating principle of a FC converter and the PD-
PWM technique. Section III introduces the proposed PD-PWM implementation. Section IV presents simulation
and experimental results obtained from a three-phase five-level FC converter. Finally, the conclusions are
summarized in Section V.
II. FC CONVERTER AND PD-PWM
A. Fundamentals
Fig. 1 shows a phase-leg of an n-level FC converter, which integrates n-2 FCs. The subscript x is used
for the phase identification x = {a, b, c}. The switch pairs in each phase-leg sx1 − s¯x1, sx2 − s¯x2,..., and
sxn−1 − s¯xn−1 operate in a complementary manner. During normal operation, the mean voltage values of the
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Fig. 1. Phase-leg of a five-level FC Converter.
FCs, Cx1, Cx2,..., and Cxn−2, should be maintained at Vdc/(n− 1), 2Vdc/(n− 1),..., and (n− 2)Vdc/(n− 1),
respectively, where Vdc is the dc-bus voltage. Consequently, the voltage across each switch is only 1/(n− 1)
of the dc-bus voltage. Each converter phase-leg can generate n − 1 output voltage levels, i.e. 0, Vdc/(n − 1),
2Vdc/(n− 1),..., (n− 2)/(n− 1)Vdc, and Vdc, with respect to the dc negative rail “0”.
B. PD-PWM
In standard PD-PWM, n-1 carriers of the same amplitude, frequency, and phase are arranged in a level
shifted manner that occupy the linear modulation range. The reference signal is compared with the carriers
to define the voltage levels that have to be generated at the output. This technique is spectrally superior to
other carrier layouts because it produces large harmonic concentration at some specific frequencies that cancel
in the line-to-line voltages, hence reducing their total harmonic distortion (THD) [10], [20]. However, when
PD-PWM is applied to the FC converter, and each carrier should not be associated to a specific cell, otherwise
capacitor voltage balance cannot be achieved. This is because the reference signal crosses a single carrier at
any sampling period and hence only the cell associated to that carrier will switch. As a consequence, the FC
voltages will keep on increasing or decreasing depending on the the direction of the output current ix, thus
deviating from their reference values.
In PS-PWM, natural capacitor voltage balance is achieved when the consecutive carriers are phase shifted by
2pi/(n−1). Based on this idea, a carrier rotation technique was proposed using PD-PWM [7], [8]. This rotation
implies that each specific carrier defines switching transitions to different converter cells. A similar rotation
effect is achieved by re-shaping the carriers. Fig. 2 shows the carriers arrangement for a five-level FC converter.
Different sets of carriers are required to achieve natural capacitor voltage balance. As it can be deduced from
Fig. 2, this implementation of PD-PWM is complex, specially for converters with a high number of levels.
III. PROPOSED PD-PWM IMPLEMENTATION
The PD-PWM method proposed in [7], [8] requires (n − 1)2 carriers with different shapes and phase
dispositions. Its implementation is complex and unpractical, especially for FC converters with a high number
of levels. The proposed PD-PWM implementation is based on the same concept but it is radically simplified
because a single triangular carrier is used instead. To achieve this, the reference signal vxref needs to be level-
shifted and re-scaled. The band where the reference signal is located (Fig. 2(b)) needs to be determined in order
to know the adjustments required. The modified reference signal is compared with the triangular carrier (only
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Fig. 2. PD-PWM in a five-level FC conv rter: (a) association of carrier segments to FC cells and final cell pulses, and (b) standard
PD-PWM implementation using trapezoidal carriers (Cell 1).
one carrier). Look-up tables and some digital processing are needed to define the states of all the switches,
including those that have to switch during a particular sampling period.
The value that has to be added to the reference signal voffsetx depends on the band bx within it is located
(bx = {1, 2, . . . , n− 1}). In the general case of an n-level FC converter:
voffsetx = (
2
n− 1)(n− bx)− 1 =
n− 2bx + 1
n− 1 . (1)
When this offset is added to the reference signal, the operating range is within the interval [0, 2/(n − 1)]. In
order to normalize this range into [0, 1], the signal needs to be multiplied by (n− 1)/2, as follows:
v′xref=(vxref + voffset)
n− 1
2
. (2)
Fig. 3(a) shows an example of reference signal with the corresponding bands in the case of a five-level FC
converter. From (1) and (2) considering n = 5, reshaping the reference signal is done using the following
equation:
v′xref = 3 + 2vxref − bx. (3)
Modulation is performed by comparing the rescaled reference signal with the triangular carrier (Fig. 3(b))
producing the so-called raw PWM. The raw PWM needs to be processed to define the state of each FC converter
cell. Digital processing is performed using masks that are allocated in look-up tables. The amount of intervals
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Fig. 3. Single carrier PWM implementation: (a) reference signal and band signal, and (b) modified reference signal and triangular carrier.
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Fig. 4. Generation of PWM signals using masks: (a) analysis of intervals and (b) proposed digital processing circuitry.
considered in the masks depends on the number of levels of the FC converter by the relationship 2(n − 1).
Therefore, in this example where n = 5, the number of intervals is eight. The masks are designed to decide
whether the control signal of a converter cell is ‘1’, ‘0’, or a transition ‘1’-‘0’ or ‘0’-‘1’ defined by the raw
PWM. The masks are obtained from the information provided in Fig. 2 [7], [8]. Fig. 4(a) shows an example
for Band 3. In this example, the output signal that defines the state of Cell 1 (sx1) is ‘0’ during the Intervals 2
and 3, and ‘1’ during the Intervals 5-8. In the Interval 1, there is a transition ‘1’-’0’, and in the Interval 4, the
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TABLE I
COMPARISON OF PD-PWM IMPLEMENTATIONS IN FC MULTILEVEL CONVERTERS
PD-PWM Number of Shap of Implementation
Implementations Carriers Carriers Difficulty
Proposed one 1 Triangular Low
[7], [8], [10] (n− 1)2 Trapezoidal High
[9] n− 1 Triangular Medium
transition is in the opposite direction, i.e. ‘0’-’1’. Such transitions are defined by the crossing of the reference
signal with the triangular carrier, i.e. by the raw PWM.
Fig. 4 shows a possible implementation for the digital processing. The information included in the masks
is designed according to this digital implementation. Coming back to the example in Fig. 3, when the counter
indicates Intervals 1 or 4, the raw PWM should be applied to Cell 1. To achieve this, the information provided
by the Mask A is ‘1’ (Mask A1 signal) and it leads the raw PWM to the output of the AND gate associated
to Cell 1 (Fig. 4(b)). During those intervals, the Mask B should provide a ‘0’ (Mask B1 signal) to let the raw
PWM reach the output sx1 through the OR gate. When the counter indicates Intervals 2 or 3, the Mask A1
signal is ‘0’, imposing the output of the AND gate to be ‘0’ and therefore preventing the raw PWM to go to
the next stage. The final output for Cell 1 is defined by the state of mask B (signal Mask B1), which is ‘0’ in
this case. Similarly, the output sx1 is imposed to be ‘1’ by the signal Mask B1 during the Intervals 5-8. Using
this simple two-signal masks, the state of each cell is defined. Fig. 5 shows the block diagram for the proposed
implementation. Table II shows the masks for all the cells and bands in the case of a five-level FC converter.
The generation of the masking codes is done off-line and, given a specific n−level FC converter, the masks
are always the same. The mask pointer needs to be synchronized with the carrier signal and it increases
whenever the slope of the carrier changes. The number of the interval is odd/even when the carrier signal has a
positive/negative slope, respectively. Table I shows the comparison of the proposed PD-PWM implementation
with the methods presented in [7]–[10].
IV. SIMULATIONS AND EXPERIMENTAL RESULTS
Simulations and Experimental tests are performed on a low power grid-connected five-level FC converter.
The proposed PD-PWM implementation has been programmed in a DSPACE 1006 controller with integrated
DS 5203 FPGA board. The parameters of the converter are given in table III.
The performance of the proposed PD-PWM implementation is used with a closed-loop grid-connected
converter, as shown in Fig. 6. A voltage balancing booster is connected to the converter output [7]–[9]. A
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TABLE III
PARAMETERS OF GRID CONNECTED FC CONVERTER
Circuit Parameter Value
RMS Grid Voltage, E 60 V
Dc-Bus Voltage, Vdc 100 V
Dc-Bus Capacitor, Cdc 2 mF
Flying C pacitors, C1, C2, C3 220 µF
Grid Inductance, L 10 mH
Carrier Frequency, fs 4.1 kHz
Fundamental Frequency, f 50 Hz
CH1:70V/div CH2:70V/div CH3:70V/div CH4:70V/div
CH7:3.0A/div CH8:3.0A/divCH5:70V/div
TB: 20ms/div
CH6:30V/div CH9:3.0A/div
CH7: ia CH8: ib CH9: ic
CH1:vab
CH3:vCa1 CH4:vCa2 CH5:vCa3CH2:vdc
CH6:va
(a) Simulation
CH1:70V/div CH2:70V/div CH3:70V/div CH4:70V/div
CH7:3.0A/div CH8:3.0A/divCH5:70V/div
TB: 20ms/div
CH7: ia CH8: ib CH9: ic
CH1:vab
CH3:vCa1 CH4:vCa2 CH5:vCa3CH2:vdc
CH6:30V/div CH9:3.0A/div
CH6:va
(b) Experimental
Fig. 6. Closed-loop grid-connected FC converter operating with the proposed modulation technique. The load changes from R=66Ω
to R=44Ω at t=60ms. Top waveforms: line-to-line output voltage, dc-bus and FC voltages. Bottom waveforms: grid voltage and output
currents. (a) Simulation and (b) experimental results.
7traditional voltage oriented control classical is used for the grid connection [21]. The FCs are charged using
the precharging method proposed in [22]. The line-to-line voltage vab, dc-bus voltage vdc and FC voltages
(vCa 1, vCa 2, and vCa 3) are shown in Fig. 6(a). The converter maintains the FC voltages at the reference
values (V ∗C1 = 25V, V
∗
C2 = 50V, V
∗
C3 = 75V). At t=60ms, the load changes from R=66Ω to R=44Ω. It can
be observed that the voltages in the FCs remain unaffected during this transient. Similar results are obtained
experimentally from the laboratory prototype, as shown in Fig. 6(b).
V. CONCLUSION
In this letter, a new implementation of PD-PWM for a FC converter using just a single carrier has been
presented. The modulation signals have been properly level-shifted and rescaled to operate in the range of a
single triangular carrier. The PWM pulses have been digitally processed to achieve the same effect as in the
case of other complex implementations based on using several trapezoidal carriers. The proposed PD-PWM
implementation has been presented in a general way so that it could be applied to FC converters with any
number of levels. It is easy to apply and very suitable to be processed in a digital processor. In this letter, the
proposed PD-PWM implementation has been tested on a five-level FC converter together with an RLC voltage
balancing booster and it has shown excellent results.
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